Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : AMD, ARMH, INTC, NVDA -- Ignore unavailable to you. Want to Upgrade?

To: neolib who wrote (42930)	9/22/2021 6:36:52 PM
From: Joe NYC	Read Replies (1) \| Respond to of 67862

Per area efficiency vs. big core - yea, that must be far more efficient for MT apps. And we also don't know how power efficient each is, as far as how much power per performance. I think Intel is advertising this metric to be also quite favorable to small cores.. Remember the hint that Intel might roll out a big.LITTLE device with like 32 little cores? I thought that was an error in the article, but I can see how that might be an OK design. Kind of hard to tell how things look outside of Cinebench, in cross section of benchmarks and applications. But if they get the scheduling to work perfectly, it might be a good approach.