We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : AMD, ARMH, INTC, NVDA -- Ignore unavailable to you. Want to Upgrade?

To: combjelly who wrote (30713)6/15/2019 12:36:44 AM
From: Pravin KamdarRespond to of 37793

To: combjelly who wrote (30713)6/15/2019 10:30:10 AM
From: neolibRead Replies (2) | Respond to of 37793
They said it was a 12 layer board, and the bump pitch for the interconnects is 130um (0.003" about, for pitch!) So what the line width and space width is would be very fine for pcbs. And what would via hole diameter be, and how are they made. How are the layers aligned and stacked, are they done like laminated pcb, or is the entire structure built up layer by layer by deposition and etch more like an IC?