We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

   Technology StocksIntel Corporation (INTC)

Previous 10 Next 10 
From: 60HzEE3/23/2021 9:14:01 PM
   of 186882
Intel.....To Pursue Apple and then some.....

Share RecommendKeepReplyMark as Last ReadRead Replies (1)

From: TimF6/13/2021 12:26:48 PM
   of 186882
Rumor: Intel May Buy RISC-V CPU Designer SiFive to Fend off ARM
By Joel Hruska on June 11, 2021

Intel is rumored to have made a $2.1B offer for RISC-V chip designer SiFive. SiFive is not a chip manufacturer itself. Somewhat like ARM, it designs CPUs for market and then sells those designs to others. We’ve covered several of the company’s development boards in the last few years as RISC-V has ramped up.

Intel has previously invested in SiFive, and Intel told the press that it was working to be able to build RISC-V CPUs for customers as part of its overall foundry effort. The talks are said to be in the early stages and nothing has been finalized.

Purchasing RISC-V would give Intel a substantial stake in a rapidly expanding market. Most of the companies currently known to be developing RISC-V CPUs are deploying them in low-performance and low-power scenarios, but SiFive has been working on faster CPUs for several years.

Intel buying SiFive would not change the fact that the RISC-V ISA is open source or stop other companies from building their own RISC-V CPUs. The last thing Intel would want to do is step on the nascent ecosystem. Intel is currently investing heavily in expanding its own manufacturing capacity. It needs customers to fill those fabs. Yes, Intel has announced that it will allow companies to license x86 CPU designs going forward, but the details of that program are still murky.

SiFive is a growing company in a hot market at a time when RISC-V is getting some attention. I’ve heard from several sources that Nvidia’s potential purchase of ARM has companies looking to hedge their bets. It’s much easier to pivot to a new CPU architecture if you’ve laid the groundwork for it a year or three in advance.

Even if Intel decided to build RISC-V CPUs itself in addition to x86 CPUs, the move wouldn’t be unprecedented. While it’s been years since Intel seriously pursued a non-x86 ISA, the company has fielded non-x86 CPUs, including Itanium, StrongARM, i860, and i960. Exploring the various reasons why Intel’s non-x86 CPUs were not successful in-market would be an article in its own right, but the situation in the CPU market is quite different than it was 20-30 years ago.

It’s possible that Intel wants to position RISC-V and x86 as complementary architectures in specific markets, with RISC-V handling lower-power microcontrollers and products where x86 traditionally doesn’t reach. Depending on how you choose to read the tea leaves in the semiconductor market, you can see plenty of different arguments for why this deal makes sense for Intel. Historically, Intel’s non-x86 architectures have not been hugely successful, but Pat Gelsinger has made it clear that he’s kicking off a new era at the company. Serving as a client foundry is part of that plan, and SiFive comes with a small but growing customer base.

Share RecommendKeepReplyMark as Last Read

From: greg s7/15/2021 7:29:37 PM
   of 186882
Rumor: Wall Street Journal says Intel in talks to acquire Global Foundries for $30B.

Public Reply | Private Reply | Keep | Last Read Post New Msg Previous | Next

Share RecommendKeepReplyMark as Last Read

From: TimF8/5/2021 9:50:40 PM
2 Recommendations   of 186882
Intel Rebrands Its Future Process Nodes, Updates Roadmap

Intel has made some major changes and announcements concerning upcoming products and how future improvements to the company’s manufacturing will be communicated. These changes will have a significant impact on how we talk about Intel products going forward.

Decades ago, there was an industry group responsible for defining the characteristics of each new lithography node and an agreed-upon convention for what a new node meant. The actual practice of naming a node in nanometers — 45nm, 32nm, 28nm, and so on — has been divorced from any objective metric for many years now. Today, TSMC, Intel, and Samsung all have different standards for what a given “node” is. TSMC’s 16nm FinFET process retained many of the same dimensions as its 20nm node, but added FinFET. 12nm was then a further refinement of 16nm, but it did not offer the density improvement that the numerical reduction from 20nm to 12nm would imply. These differences between companies are why we have often written that Intel’s 14nm was more comparable to TSMC’s 10nm, and its 10nm more comparable to TSMC’s 7nm.

Intel’s new method for communicating node improvements acknowledges this fact. The company will drop the “nm” from future nodes and refer to them by number alone — Intel 7, Intel 4, and so on down the line. The “A” stands for “angstrom”, the unit of measurement below nanometer. One angstrom = 100 picometers, while one nanometer = 1000 picometers.

Previous nodes will still be referred to by their original nomenclature. Tiger Lake is still considered to be built on Intel’s 10nm process. When Alder Lake launches, however, its “Enhanced SuperFin” won’t be labeled as 10nm++ or +++ or what have you — it’ll be built on Intel 7. Intel 7nm, when it arrives, will be known as Intel 4. It is not clear whether Intel 3 represents a refined 7nm node or 5nm, but refined 7nm seems more likely. Intel’s 7nm is expected to sample in 2022 and ship for volume in 2023, and the “breakthrough” of Intel 20A is expected in H1 2024. This may suggest a two-tier approach where Intel 3 is a refined and polished version of Intel 4, but not a new node. Intel might also introduce 20A for mobile first while holding desktop chips back on the older node, as it’s done since Broadwell debuted in 2014.

Renaming the nodes to a dimensionless number is fine by us. Metrics like “7nm” are essentially dimensionless already. Appending “nm” to the back of the number as if there’s a relationship between the node name and the metric is confusing and encourages people to believe such a relationship exists.

According to Intel, its new node names are based on relative improvements to performance-per-watt, not raw performance. At present, node names are not clearly anchored to any single metric of improvement (performance, power, or area). New nodes have always been occasions for foundries to tout their manufacturing prowess, but the specific improvements of a node transition are particular to itself. The large gap between 28nm and 20nm would seem to imply that the latter would be a major node, but relatively few companies used it. TSMC’s 16nm FinFET (which used the same BEOL as 20nm) was the major node. AMD’s shift from 32nm SOI to 28nm planar silicon at GF did not have a significant net impact on power consumption, even though the node number fell by 4. TSMC’s 5nm offers modest performance and power consumption advances over its 7nm node, but it’s up to 1.8x more dense, compared to power and performance gains in the 1.15x – 1.2x range. I’ve written in the past that new nodes are defined by whatever chum bucket of technology engineers can dump in to make things work better after node shrinks make everything worse, and this will continue to be true.

This slide also reiterates that Intel will introduce EUV at 7nm 4 and extend its usage at 3. At 20A, Intel will introduce ribbonFETs. These are its version of the nanowires and nanosheet technology currently being researched at TSMC and Samsung. Intel 3 will be the company’s last iteration of FinFET, and Intel wants to be in a position of “unquestioned leadership” by 2025. Intel 4 will be a full node die shrink from Intel 7.

PowerVia is Intel’s new technology for power delivery. Instead of running interconnects on top of the transistor stack, all such circuitry will move to the bottom. According to Intel, this allows the top of the chip to be used for signal routing, eliminates voltage droop (with a corresponding improvement in power efficiency), and would allow the company to use either denser signal routing in total or faster wire speeds. Wire speed is a major source of delay in modern chip designs, so improvements here are very useful.

Beyond PowerVias, Intel is working on two new 3D interconnect technologies: Foveros Omni and Foveros Direct. Foveros Omni features copper columns to move power to the top die of the Foveros stack, minimizing the TSV penalty for this kind of bonding. Foveros Omni will also enable Intel to combine different base nodes built on different manufacturing processes together and offers 25-micron solder bumps. Foveros Direct allows for direct copper-copper bonds with 10-micron bumps, boosting overall density. Intel has not revealed if EMIB, its 2.5D bridge interconnect, will continue to evolve.

Intel will introduce 12 layers of EUV at Intel 4 and an unknown for Intel 3 and Intel 20A. Intel has not ordered as many EUV machines as some of its competitors, but it expects to deploy high-NA EUV machines in the future. High-NA EUV is an alternative to multi-patterned EUV, and it’s possible Intel intends to make larger EUV purchases when high-NA machines are finally available.

Intel Doubles Down on Manufacturing ProwessIntel is emphasizing its historic manufacturing chops with these announcements. It’s similar to what the company did back in 2018 for its Tech Day, with the caveat that late 2021/early 2022 will be the first time we see some of the technologies Intel announced then, like Foveros, in shipping hardware.

Intel’s implicit argument to potential foundry customers and end-users alike is that its 10nm troubles represented a deviation from decades of excellent execution, not a new normal for the company. Over the last 30 years, Intel has led the semiconductor industry for much longer than it has lagged it. Appointing a longtime Intel insider like Pat Gelsinger was part of Intel’s strategy to paint itself as returning to its roots.

But Intel isn’t just aiming for a return to its glory days. The company told us that advanced nodes, explicitly including Intel 3 and Intel 20A, will be offered to its foundry customers. The implication is that technologies like Foveros, Foveros Omni, Foveros Direct, and PowerVias will be as well. Intel wants its customers to associate it with manufacturing excellence, whether the silicon inside a given device is x86-based or not. In order to make that happen, it’ll need to offer competitive solutions against rival TSMC.

Last month, I wrote a deep dive into the question of whether comparisons between so-called “CISC” and “RISC” CPUs are an effective way to compare modern microprocessors. Back in the mid-1990s to early 2000s, Intel’s superior manufacturing was key to its long-term success and x86’s eventual takeover of the CPU market. TSMC and Samsung are much more capable than any RISC CPU manufacturer was in that era, while Intel is in a weaker relative position, but the company’s launch roadmap is aggressive.

As scaling becomes more difficult, the absolute contribution of lithography to each node’s performance, power, and area improvements has already begun to drop. Intel’s decision to emphasize alternative interconnect technologies alongside an eventual shift to ribbonFETs acknowledges this trend. We don’t know how Foveros, Foveros Omni, or Foveros Direct will compare with offerings from TSMC, but any advantages Intel can wring from its new interconnect methods can be used to lower overall x86 power consumption, improve performance, or both.

Oh, one last tidbit: Intel’s Meteor Lake taped in this quarter. Tape-in means the various design groups contributing IP blocks to Meteor Lake have submitted their work to the final product database. This is distinct from tape-out, which refers to sending a completed design to the factory for manufacturing. Meteor Lake is expected to launch in 2023, so we’re still a few years from commercial volume.

Share RecommendKeepReplyMark as Last Read

From: quantinvestor8/13/2021 6:19:20 AM
2 Recommendations   of 186882
$INTC the new fab campus will cost between $60 billion and $120 billion, will include multiple modules capable of processing wafers using Intel’s advanced process technologies, and chip packaging facilities
Great to become independent of overseas at least a bit.

Share RecommendKeepReplyMark as Last Read

From: TimF11/8/2021 4:48:26 PM
   of 186882
Intel Is Disabling DirectX 12 on 4th-Gen Haswell Processors
It's a security measure taken after a vulnerability was discovered allowing escalation of privilege.

Share RecommendKeepReplyMark as Last Read

From: TimF11/9/2021 2:20:18 PM
   of 186882
Intel will reportedly pay VIA $125 million for some unspecified assets related to Centaur Technology. It’s been implied that the payment may be for the right to recruit Centaur Technology engineers to join Intel. Details are murky at best right now.

Share RecommendKeepReplyMark as Last Read

From: TimF12/23/2021 11:24:55 AM
   of 186882
Intel apologizes for asking suppliers to avoid Xinjiang

Share RecommendKeepReplyMark as Last Read

From: TimF1/22/2022 5:24:02 PM
2 Recommendations   of 186882
Chip manufacturer Intel will spend at least $20 billion on a new chip manufacturing site in New Albany, near Columbus, Ohio, the company announced today. The 1,000-acre location will initially play host to two chip factories, and is set to directly employ at least 3,000 people and “tens of thousands” more across suppliers and partners. Construction is reportedly due to kick off this year, with the site becoming operational in 2025.

Share RecommendKeepReplyMark as Last ReadRead Replies (2)

To: TimF who wrote (186844)1/22/2022 6:04:54 PM
From: greg s
4 Recommendations   of 186882
From the same article:

Intel CEO Pat Gelsinger said the company expects the site to become “the largest silicon manufacturing location on the planet,” adding that it could eventually expand to 2,000 acres with eight fabs. After helping to establish Silicon Valley, Gelsinger said the new site could become “the Silicon Heartland.” Intel plans to invest up to $100 billion in the site over the next decade, as well as around $100 million in partnership with Ohio universities, colleges, and the US National Science Foundation to foster new talent.

Share RecommendKeepReplyMark as Last ReadRead Replies (1)
Previous 10 Next 10