SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

   Technology StocksAdvanced Micro Devices - Moderated (AMD)


Previous 10 Next 10 
To: jspeed who wrote (219073)12/5/2006 3:59:16 PM
From: dougSF30
of 275869
 
I would expect AMD to release a die photo to the media, and update their public docs available on their website to contain 65nm die size information, like they did for 90nm parts. I would expect them to provide samples to the usual review sites.

Correct me if I am wrong, but I do not believe their hired folks performed overclocking tests. Certainly they have not made them public, to my knowledge.

Share KeepReplyMark as Last ReadRead Replies (2)


To: dougSF30 who wrote (219074)12/5/2006 4:05:10 PM
From: FJB
of 275869
 
I would expect them to provide samples to the usual review sites.

Have you lost it? This is the exact same chip they have been shipping for almost two years, except with different power characteristics.

Share KeepReplyMark as Last ReadRead Replies (1)


To: kpf who wrote (219055)12/5/2006 4:06:26 PM
From: Elmer Phud
of 275869
 
kpf

I don't see why. All else being equal, for a reasonable approximation to yields I'd suggest rather to look at transistorcount than diesize.

Not necessarily so. Die size is a much better predictor within a reasonable range of cache sizes and it includes the size taken by redundancy.

because designs for manufacturability compensate for the above by means of more redundancy for higher transistorcounts.
Edit: Synopsis: For a given design adding redundancy obviously increases diesize and yield. :)


You talk redundancy but you didn't mention cache where it's used. Yes, that will lift yield but at a price. The amount of redundancy you add takes up die size too. There's no reason to add more than you reasonably need, which gets us back to defect density. The lower the DD, the less redundancy you need to add so the lower the die size and the higher the yield. Which makes one wonder if it's related to why AMD reduced the cache size....

Share KeepReplyMark as Last ReadRead Replies (1)


From: FJB12/5/2006 4:14:26 PM
of 275869
 
Qualcomm aims to rival Intel in laptop connectivity


Mike Clendenin
(12/05/2006 7:03 AM EST)
URL: eetimes.com

HONG KONG — Qualcomm Inc laid the ground work for a technology smack down with Intel Corp on Tuesday, saying it would use the recent acquisition of Airgo Networks to invade the connectivity space for laptop PCs and other non-phone portable devices. It also floated another taunt by suggesting its 1GHz Snapdragon platform would be a real nuisance to the PC microprocessor giant.
"Laptop computing is not a niche for us. It is a big and growing area. We not only look at laptops, but sub-notebooks, ultra mobile PCs, Smartphones, wireless PDAs — that whole category of devices where Intel plays today is a great opportunity for us," said Luis Pineda, senior vice president of marketing and product management for Qualcomm CDMA Technologies.


...

Share KeepReplyMark as Last Read


To: dougSF30 who wrote (219074)12/5/2006 4:14:55 PM
From: jspeed
of 275869
 
The reason AMD did it this way is because it is better from a PR standpoint.

You'll get your anecdotal overclocking stories and opinion pieces like you usually do. But now those benchmarking knuckleheads won't have a clean slate to work with. Instead, the starting point is that a reputable independent analysis says this is an award winning process.

In my opinion, this was a smart move.

Share KeepReplyMark as Last ReadRead Replies (1)


To: combjelly who wrote (219011)12/5/2006 4:15:59 PM
From: TGPTNDR
of 275869
 
CJ, Re: Assuming the Inq has it right, then at a minimum they are getting more die per wafer than they are getting at 90nm. >

No, that is incorrect, IMO. They are also getting practice at 65Nm. Practice is worth a lot.

IMO INTC Practices a lot more than AMD does on production parts.

-tgp

Share KeepReplyMark as Last Read


To: smooth2o who wrote (219058)12/5/2006 4:29:46 PM
From: combjelly
of 275869
 
"Boy, talk about the dumbest post of the day... "

Sorry. You are showing a lack of comprehension. Or maybe poor reading skills.

"Maybe you haven't noticed, but all notebooks (and other systems) run power loads at some time (sure you have)."

Yup.

"That requires cooling, so it's not a matter of just sitting there at 14W. "

I suppose you missed the phrase "at idle". Or maybe didn't understand it. Sure, under load it would need cooling. It does have a TDP of 65 watts, after all. Now I will repeat this slowly. Try to pay attention. 14 watts at idle is likely going to require active cooling. That means a fan. Might not if a lot of effort is put into the system design. But likely. At under 4 watts, the AMD 65nm chips won't. Now, especially in an office environment, the chip idles most of the time. Maybe when a spreadsheet is recalculated or a complex web page is loaded is the only time the processor comes off idle for any significant length of time. So we are talking about a fan that has to be on versus a fan that doesn't have to be.

Now do you understand?

Share KeepReplyMark as Last ReadRead Replies (1)


To: smooth2o who wrote (219058)12/5/2006 4:29:55 PM
From: justaview
of 275869
 
talk about the dumbest post of the day...

You mean there is no market for a low power CPU that does nothing? What about the key chain segment?

Share KeepReplyMark as Last Read


To: Elmer Phud who wrote (219076)12/5/2006 4:32:10 PM
From: kpf
of 275869
 
elmer

You talk redundancy but you didn't mention cache where it's used.

While I agree cache is where redundancy has most impact on diesize, are you insinuating there is no redundancy in logic in nowadays dfms?

K.

Share KeepReplyMark as Last ReadRead Replies (1)


To: FJB who wrote (219040)12/5/2006 4:38:37 PM
From: dr_elis
of 275869
 
"ASML is AMD's only lithography supplier."

fabtech.org

Share KeepReplyMark as Last ReadRead Replies (1)
Previous 10 Next 10