We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : AMD, ARMH, INTC, NVDA
AMD 52.58-0.1%Jul 1 4:00 PM EDT

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: neolib who wrote (30719)6/15/2019 12:52:18 PM
From: combjellyRead Replies (1) of 37377
And what would via hole diameter be, and how are they made. How are the layers aligned and stacked, are they done like laminated pcb, or is the entire structure built up layer by layer by deposition and etch more like an IC?

All good questions. None of which I have real answers for. Now I suspect that the vias are probably small enough that they have to be laser drilled. And for small volumes, that can be horrifyingly expensive. That isn't a NRE, though. And I suspect that if it is done more routinely, there is no reason why it can't be cheaper.

Regardless, it would be interesting to know what the costs are. And what effect volume has. If this is something that can be justified in a production run that numbers in the thousands, it can be a real game changer.
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext