SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  For example, here is how to disable FireFox ad content blocking while on Silicon Investor.
Technology Stocks : AMD, ARMH, INTC, NVDA
AMD 30.81+0.3%3:59 PM EDT

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: combjelly who wrote (30713)6/15/2019 10:30:10 AM
From: neolibRead Replies (2) of 33347
 
They said it was a 12 layer board, and the bump pitch for the interconnects is 130um (0.003" about, for pitch!) So what the line width and space width is would be very fine for pcbs. And what would via hole diameter be, and how are they made. How are the layers aligned and stacked, are they done like laminated pcb, or is the entire structure built up layer by layer by deposition and etch more like an IC?
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext