Technology Stocks | Advanced Micro Devices - Moderated (AMD)


Previous 10 | Next 10 
From: amie33311/16/2006 7:40:44 AM
of 272322
 
digitimes.com 


Taiwan passive component makers are witnessing an aggressive increase in orders for high-capacitance multi-layer ceramic capacitors (MLCCs), with most of the MLCCs having a capacitance of 22ìF, and being for use in an AMD-based Apple notebook, sources at the makers noted. For this new notebook, about 70 22ìF MLCCs will be required, with Japan-based Murata Manufacturing, Taiyo Yuden and TDK being the three major suppliers, the sources added.

Share Keep | Reply | Mark as Last Read

To: rwhigham who wrote (216847)11/16/2006 7:42:59 AM
From: cruzbay of 272322
 
rwhigham: Wow; really nice find. That is a seriously low k value. Sure hope it retains mechanical integrity over time and temperature. The alliance sure has some real marquee players. Beats the "We're so high and mighty, we go it alone" gambit.

Share Keep | Reply | Mark as Last Read

From: FUBHO11/16/2006 7:45:20 AM
of 272322
 
2007
Thu Nov 16, 2006 6:58 AM ET

BOSTON, Nov 16 (Reuters) - Worldwide sales of semiconductors are set to rise 10 percent to $273.8 billion in 2007 and 10.8 percent to $303.4 billion in 2008, the Semiconductor Industry Association said on Thursday.

The SIA also said it expected industry sales to rise 9.4 percent to $248.8 billion this year. And it forecast 2009 sales of $321 billion.

Fueling the growth is rising consumer demand for electronics products such as mobile phones, cameras, televisions, digital music players, automobiles and high-performance computers for video gamers, SIA President George Scalise said in a statement.

The association said it expected unit sales of mobile handsets to climb more than 20 percent this year to more than 1 billion. With an average of $41 worth of chips in each handset, cell phones are now the second-largest user of semiconductors after personal computers, the SIA said.

Sales of microprocessor chips, which serve as the brains that run computers, are expected to fall 5 percent this year to $33.2 billion, although the association forecast that they would grow to $41.9 billion in 2009.

The association also said digital signal processor chip sales were likely to grow 12.8 percent this year to $8.6 billion, hitting $12.3 billion in 2009. These specialized chips convert audio, video and other real-world information into digital data that computers can easily manipulate.

SIA said that it expected DRAM computer memory sales to climb 29 percent to $33 billion this year, rising to $44.2 billion in 2009.

It expects sales of flash memory to climb 10.4 percent this year to $20.5 billion, with the market hitting $25.7 billion in 2009. Flash memory is used to store data on digital cameras, music players and cell phones.

Major semiconductor makers include No. 1 chipmaker Intel Corp. <INTC.O>, Korea's Samsung Electronics Co. Ltd. <005930.K>, the biggest producer of memory chips; and Taiwan Semiconductor Manufacturing Co. <2330.TW>, the world's largest contract chipmaker.

Share Keep | Reply | Mark as Last Read

To: KeithDust2000 who wrote (216859)11/16/2006 7:49:53 AM
From: cruzbay of 272322
 
Rumours of AMD/Apple notebooks

Nowhere to run to, whoo whoo, nowhere to hide...

Share Keep | Reply | Mark as Last Read | Read Replies (1)

From: FUBHO11/16/2006 8:36:50 AM
of 272322
 
AMD, Fujitsu to Sell Spansion Shares
Thursday November 16, 8:09 am ET
Spansion Says AMD, Fujitsu to Sell 35 Million Shares in Public Offering at 2 Percent Discount

SUNNYVALE, Calif. (AP) -- Flash memory device maker Spansion Inc. said Thursday its two largest shareholders, AMD Investments and Fujitsu Ltd., will sell 35 million of its Class A shares at $13.75 each in a public offering -- representing a 2 percent discount to Wednesday's closing price of $14.
AMD Investments in a unit of Advanced Micro Devices Inc., which formed Spansion in 2003 as a joint venture with Fujitsu to make and market flash memory devices, which are used in such electronics as cell phones and networking equipment. AMD currently owns nearly 38 percent of Spansion, and Fujitsu holds about a 25 percent stake.

Details of how the stock sale will be split among the sellers wasn't disclosed.

Spansion won't receive any proceeds from the sale of shares, but will grant underwriters a 30-day option to buy 5.25 million newly issued shares to cover over-allotments, if any. The company will use these proceeds for capital expenditures, working capital and general corporate purposes.

Spansion currently has about 129 million common shares outstanding.

Citigroup Global Markets Inc. and Credit Suisse Securities are the joint book-running managers for the offering. J.P. Morgan Securities Inc., Morgan Stanley & Co., Banc of America Securities LLC and Lehman Brothers Inc. are acting as co-managers for the offering.

Shares dipped 11 cents to $13.89 in pre-market trading on the INET electronic exchange.

Share Keep | Reply | Mark as Last Read

To: rwhigham who wrote (216847)11/16/2006 8:41:38 AM
From: j3pflynn of 272322
 
rwigham - Apparently they've come a long way since June last year:
reed-electronics.com 


Why Low-k Dielectrics Fail the Way They Do

Laura Peters, Senior Editor -- Semiconductor International, 6/1/2005

To date, the mechanism responsible for the time-dependent-dielectric-breakdown (TDDB) deterioration of low-k dielectrics in fully integrated interconnects has not been fully understood. This is partly because of the complexity of back-end-of-line integration schemes. However, an extensive study using over 60 process split lots and 100 wafers revealed interesting findings:

* SiCOH TDDB is sensitive to all aspects of integration.
* SiCOH breakdown appears to follow a three-step, electrochemically based model.
* Field, temperature, moisture and oxidized copper drive copper ionization.
* Copper likely migrates along the SiCOH/cap interface.

Researchers from IBM Microelectronics, Sony Electronics, Chartered Semiconductor Manufacturing, AMD, Infineon Technologies and Toshiba America Electronic Components studied the effects of process variations on CVD carbon-doped oxides (SiCOH) TDDB based on extensive experimental data. They reported results at the 43rd Annual IEEE International Reliability Physics Symposium in San Jose in April.

Low-k dielectrics are more conductive and have much worse TDDB performance than silicon dioxide for a given electric field. The SiCOH films in this work were fabricated at the 65 nm CMOS process technology node on 300 mm wafers. Damascene copper features were plated on thin Ta/TaN barriers and a thin copper seed. CMP was used; then a capping layer was deposited.

Wafer-level and module-level constant voltage stresses were conducted using test structures of interdigitated comb-serpentine configurations with 1 and 10 m serpentine lengths. To ensure a uniform field at high stress bias, the test structures were equipped with multiple taps on the serpentines and combs to minimize series resistance effects. During testing, the serpentines were grounded while the combs were positively biased. Stress-induced leakage current (SILC) was monitored using multiple time steps of low sensing voltage. Hard breakdown occurred at 100× SILC. TDDB was conducted at 100-175°C.

Both leakage current and dielectric breakdown strength were found to depend on the tantalum liner process, particularly the post-CMP liner profile at the trench top. Liner thickness and quality affected SiCOH TDDB.

The engineers found queue time between copper CMP and capping to be a problem for copper regardless of interlevel dielectric (ILD), liner and line space, as similar trends were observed with SiCOH films on FSG and with different split lots on 65 and 90 nm features. TEM photos before and after bias temperature stress (BTS) testing indicated particle formation at the low-k/capping interface, confirmed by electron energy loss spectroscopy as copper. Unstressed samples showed no particle formation. Copper exposed to ambient forms CuO and Cu2 O, which could lead to copper ionization under BTS. Ionized copper could migrate into SiCOH along the SiCOH CMP surface and recombine with electrons to form particles at the surface.
The post-TDDB fast diffusion path along the SiCOH/cap interface allowed copper ion diffusion. The metal bridge resulted in a resistive short. (Source: IBM)

"In general, two competing low-k insulation failure mechanisms could coexist during BTS: intrinsic low-k dielectric molecular bond breakage due to a thermochemical reaction process, which has a small temperature dependence; and percolated copper metal bridge formation due to copper out-diffusion, which has a relatively large temperature dependence," explained Fen Chen, technology reliability engineer for IBM Microelectronics (Essex Junction, Vt.). He said that, based on SiCOH's breakdown field (8 MV/cm) and extensive TDDB results, at the 65 nm node, copper out-diffusion (Figure ) dominates the observed SiCOH breakdown, and it always occurs earlier than thermochemical breakdown.

Monitoring of SILC changes indicated three distinct steps in degradation: initial current decay after the start of stress, a gradual current increase, and an abrupt current jump. The first stage depends on the liner process; in the second, line-to-line insulation begins to degrade and leakage increases; finally, the hard breakdown corresponds with insulation failure.

Copper can oxidize in contact with interfacial oxygen and moisture. Trapped residual moisture, plus an applied electric field and temperature, creates the driving force for copper ionization and migration through the dielectric:

CunO + H20 ? Cu(OH)n Cun+ + OH- (1)

Cu ? Cun+ + ne - (2)

where n=1 or 2. Copper ions move through or over the liner into the SiCOH in a diffusion-limited process. Leakage increases, and more particles form at the dielectric interface to deform the electric field. When the copper concentration in SiCOH reaches a critical level, catastrophic failure occurs because of the potential joule energy created by an electrical resistive short under the electric field.

Since most of the TDDB failures analyzed were observed at the top interface, the SiCOH/cap interface is critical. SiCOH could be damaged during cap deposition, cap plasma preclean and CMP. Control of copper corrosion and surface moisture levels can prevent the electrochemical reaction.

Finally, lifetime prediction using a conservative model, aggressive test structures, and a field acceleration factor based on the E-field model exceeded reliability targets.


Additional article re low-k, copper and 45,32nm:
reed-electronics.com 

Share Keep | Reply | Mark as Last Read

To: cruzbay who wrote (216886)11/16/2006 8:50:51 AM
From: fastpathguru of 272322
 
As I wrote on IHUB, also remember that DAAMIT came announced/released their DirectX -> OpenGL translation tools, which were aimed directly at Apple developers.

I hadn't thought about it in the wider context of possibly hinting at a deeper relationship.

Not that it does. But it might.

fpg

Share Keep | Reply | Mark as Last Read

To: j3pflynn who wrote (216875)11/16/2006 9:03:49 AM
From: fastpathguru of 272322
 
DRBES - I wonder if this means they'll make some sort of NB analog with additional functionality, or if they'll still have to go through the NB to get to the Intel processor?

I doubt it will ever see the light of day in any case. They're only talking about the PCIe extensions for the mid-'08 timeframe (it'll take that long to get a PCIe chipset out there that supports the extensions) and CSI will (hopefully, for Intel's sake) not still be over the horizon.

This is all just Intel trying to redirect some of the energy Torrenza is generating...

I wonder; Are "Intel Northbridge Licenses" a product that Intel could be accused of dumping (to Altera/Xilinx), and/or (having a monopoly) wielding anti-competitively? :)

fpg

Share Keep | Reply | Mark as Last Read

To: fastpathguru who wrote (216868)11/16/2006 9:08:02 AM
From: combjelly of 272322
 
"I don't recall the "direct MC->L1" path being discussed at all."

Maybe not, but that is how an exclusive cache works. Which is why AMD chose it. Well, that and the fact that the caches are effectively larger because there is no duplication. One of the downsides of an exclusive cache is more bandwidth is needed to the L2 because data gets shuffled back and forth more than in an inclusive cache. Another is the control circuitry is more complex, thus potentially increasing the latency to the L2.

Share Keep | Reply | Mark as Last Read

To: KeithDust2000 who wrote (216859)11/16/2006 9:21:42 AM
From: DRBES of 272322
 
and there is this: macdailynews.com 

Share Keep | Reply | Mark as Last Read
Previous 10 | Next 10 

Copyright © 1995-2013 Knight Sac Media. All rights reserved.